StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Josh

Rating
1554.19 (6,823rd)

Reputation
3,016 (56,071st)

Page: 1 2

Title	Δ
VHDL Sensitivity List	0.00
How can I view my simulation results from Active-HDL in a waveform...	0.00
get vpos and hpos out vsync and hsync	0.00
Can I use same virtual environment on different computers	0.00
Design of MAC unit (dsp processors) using VHDL	0.00
VHDL weird bit errors seemingly makes no sense	0.00
Error using non-constant real valued expression for synthesizable V...	0.00
Case statement error message in VHDL	+3.77
How to force synthesizer to use RAM blocks to storage data - VHDL	0.00
Creating a real-time delay in Vhdl	0.00
FIFO error: can't find control signal - VHDL	-4.92
VHDL optimization tips	+3.47
VHDL multidimensional arrays: advices and good design practices	-0.19
Minimum clock period for Xilinx designs keeps varying as the input...	-3.69
Range finder/Measuring tape using VHDL code on a fpga board	0.00
Shifting each clock event and clock =1 ( VHDL)	0.00
Why dynamic power consumption is always zero?	0.00
Trying to make a 4-bit multiplier in VHDL with 3x4 keypad input and...	0.00
How to force Matlab to read files in a folder serially?	-0.51
DSP unit usage in VHDL	+3.41
wait on an untimed signal in VHDL testbench	-2.83
Reading different data on a single line from file in VHDL	0.00
Can't run AND bank testbench?	+3.34
What Could go Wrong with the VHDL Process	0.00
Incrementing Seven Segment by Using Push Buttons	+3.49
Data Transfer between two Spartan 3E	-3.85
delay in VHDL register	0.00
vhdl tructural statement inside a sequential architecture	-4.61
Encapsulation of a VHDL module in Ise XiliniX	+4.12
Make Calendar Which Shows Month Number and Days of Month in VHDL?	0.00
How to assign multiple values to multiple ports in VHDL	-2.43
Why use concurrent statements in VHDL?	+3.47
Is the use of records the solution to all latch problems in VHDL	+4.03
What VHDL datatype should I use for a memory address?	-4.47
Is it possible to create several instances of the same component us...	0.00
How to write to two output ports from inside architecture in VHDL?	0.00
timing constraints	+3.77
End of DATA on a FRAME	0.00
Bidirectional databus design	0.00
Best VHDL design practice	+0.10
Delay a signal in vhdl	-0.22
How to Improve my experience in VHDL?	+3.52
VHDL error can't infer register because its behavior does not match...	+3.82
BRAM_INIT in VHDL	0.00
Verilog, FPGA, use of an unitialized register	+3.46
Routing tricks/ Changes that will allow design to route	-0.49
Multidimensional Array Of Signals in VHDL	+3.56
shift a std_logic_vector of n bit to right or left	+0.60
when a signal must be insert in the sensitivity list of a process	+3.87
How to put a 2 sec counter in a for loop	+3.58