StackRating
An Elo-based rating system for Stack Overflow
Home
|
About
|
Stats and Analysis
|
Get a Badge
Answers and rating deltas for
VHDL - Making a clock from another module's output signal
Author
Votes
Δ
em.eh.kay
2
+3.95
gatherer
1
-3.95
Last visited: Sep 14, 2014, 5:07:29 AM