StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Answers and rating deltas for

In VHDL, How can I extend 2bit logic vector signal to 4bit logic vector with zeroes added in front?

Author Votes Δ
Drew Shafer 3 0.00
Last visited: Sep 14, 2014, 5:07:29 AM