StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Answers and rating deltas for

Verilog Synthesis Error : "Expecting Endmodule", when using `include directive

Author Votes Δ
Tudor Timi 2 0.00
Last visited: Apr 28, 2015, 1:04:09 PM