StackRating
An Elo-based rating system for Stack Overflow
Home
|
About
|
Stats and Analysis
|
Get a Badge
Answers and rating deltas for
Verilog: Why is there a if(0) if if(1) is always true?
Author
Votes
Δ
Hurkyl
5
+2.47
GolezTrol
3
-2.07
Last visited: Nov 19, 2015, 4:30:20 AM