StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Answers and rating deltas for

Verilog error : A reference to a wire or reg is not allowed in a constant expression

Author Votes Δ
skrrgwasme 0 +0.58
duskwuff -inactive- 0 -0.58
Last visited: Oct 2, 2016, 11:22:58 AM