StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Answers and rating deltas for

Dividing a 100MHz clock into a 16MHz clock [Verilog]

Author Votes Δ
Brad Budlong 0 +0.96
duskwuff -inactive- 0 -0.12
Last visited: Jul 13, 2017, 11:25:05 PM