StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Pradyuman Bissa

Rating
1484.77 (4,472,371st)

Reputation
79 (822,675th)

Page: 1

Title	Δ
Why is my output not getting assigned a value?	-2.66
Consider the following Verilog code. It results in a warning. Expla...	0.00
Using assign inside a for loop	+0.11
How to use trigger signals to set signals high after N cycles in ve...	0.00
First assign and then reassign in if block as alternative to if-(el...	-3.86
Is there a method in verilog to start reading ROM data from a speci...	0.00
System verilog difference in declaration of multibit logic and arra...	0.00
The output of the following code is unexpected:	-3.79
Adding delay to the output in Verilog	+1.18
Always Block in Verilog executes every time	-0.22
Concatenate block of memory into a wire array?	-2.88
Iterating value of array in verilog	0.00
verilog code is working in isim(xilinx 14.2) but is not working ons...	0.00
how to initialize an output on verilog (sequential circuit)	-4.02
run Implementation error. it's my coding wrong?	-4.02
What is the difference between output and output logic in verilog?	0.00
Multiple Verilog Errors in Always block	-0.06
How do I write this verilog testbench?	+3.87
Dividing the Clock by 216 in verilog	+1.11