StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

FRob

Rating
1497.70 (3,936,379th) 		Reputation
2,536 (66,540th)
Page: 1 2
Title Δ
How to create a Python class that is a subclass of another class, b... -1.84
Virtual Functions can set publicdata members of base class? 0.00
Unable to install mysqlclient Python package on Windows +0.01
MAX77651 Can't read register with i2c +0.01
Flow Control with UARTs 0.00
Git subtree: move subtree to a different directory and pull it 0.00
PIR sensor detecting continuosly therefore loop counter( "i&qu... 0.00
TMS320DM8147 nginx compile 0.00
How to read data result from light sensor using interrupts 0.00
Transmit and receive 16 bit data register Slave and 8 bit register... 0.00
ILI9340/41 cheap 2.4" LCD display SPI - cant read from the con... -0.11
best way for search in rom 0.00
Enabling interrupts on 8052 causes lock-up 0.00
printf implementation for embedded system 0.00
Does can bus pinout differ in cars? 0.00
What is the difference between NFC integrated controller and custom... 0.00
how to have the vdhl code add text to itself 0.00
VHDL (Xilinx toolchain) I'm being scuppered by "array trim... +4.44
Simple flag in VHDL [Error 10820] 0.00
Determining clock frequency on FPGA Spartan-6 0.00
Cellular Automaton, C++, trouble applying rules -0.24
I2C duty cycle significance 0.00
How unique MAC ID is generated for the each card? 0.00
Count Edges over specific Period of Time in VHDL 0.00
Process evaluated too many times 0.00
vhdl Help, counter prog, does not count 0.00
VHDL DMUX with Generics (1:8 DMUX) +0.33
How to get silabs Si1141 out of suspended mode 0.00
easy -> When change register address i2c during read operation 0.00
4-way flood fill function without passing starting color 0.00
Error using boost::filesystem +0.55
Minimal sensitivity list in VHDL +4.22
8085 assembly: sign extend 8-bit to 16-bit -0.26
scanf and the p conversion specifier +0.63
Synthesizable delayed buffer in VHDL 0.00
File transfer between PC and FPGA +0.00
UART write buffer with PDC 0.00
git-subtree pull merge conflict 0.00
to_float() and dividing errors 0.00
How to model two D flip-flops with multiplexing logic -3.81
Get range attribute of array subtype in vhdl +4.90
Realloc is messing up the tree created by tsearch 0.00
A multiplication of a binary 5 bit number by 2 in VHDL +4.13
VHDL warning: PAR will not attempt to route this signal 0.00
BCD to 7 segment Decoder 0.00
cin into an array structure seems to input nothing 0.00
What do I do wrong that causes an infinite loop 0.00
Using pointers with char type variables -0.15
deleting an item in Doubly-linked list -3.76
VHDL, Multiple reset counter +0.09