StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

wap26

Rating
1535.25 (14,496th)

Reputation
1,356 (119,180th)

Page: 1

Title	Δ
Python - how to replace the same char in a string with random integ...	+3.61
What is the use case for the Bash variable $_?	+3.28
Computing loglikelihood ratio using values in dict	0.00
wait until rising_edge(clk) vs if rising_edge(clk)	+3.72
Shell Scripting - less than operation not working	+4.30
Handle Transitivity in Python	+1.06
How to create a module object by content in Python	0.00
Adding mandatory arguments to optional arguments	0.00
Why a comma can be missed in a printf() call?	+0.49
stdout/stderr tuples or string output	+5.84
Finding string between 2 specific character	-1.47
How to store multiple items in one pickle dictionary?	0.00
Comparing lists of objects with custom key	0.00
Choose at random from combinations	-2.42
Checking file if exist then append record	-2.82
python regex to capture a pattern which appear an unknown number of...	+3.11
How can you stop a long (perhaps an infinite loop) internal emacs c...	+3.41
What is wrong with my partial product generator	0.00
Generic package in VHDL	+3.86
What causes "Data type not implemented for operator 'COMPARE'&...	+2.02
How to specify an integer array as generic in VHDL?	+4.31
Is overflow defined for VHDL numeric_std signed/unsigned	0.00
New to VHDL, the unaffected waveform is not supported	0.00
How to assign the value of a variable to a mux outside of a process?	0.00
Combinational loops in HDLs	+3.99
Cyclone II FPGA active serial using usb blaster	0.00
VHDL Code Synthesis Error	+4.06
Check if unsigned is less than zero	-3.94
What is the deal with assigning an unsigned variable to a signed va...	+4.32
How to reshape matlab matrices for this example?	-1.30
Bitwise ANDING Of Two STD_LOGIC_VECTORS	+4.30
In Python, how can I open a file and read it on one line, and still...	-2.58
Is it possible to write type-generic entities in VHDL?	-3.53
Concatenation of the same bits	-0.02
Comparing values in two files	-1.16
Comparing values in two files	-1.16
VHDL convert to verilog	0.00