StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Justin N

Rating
1498.59 (3,840,295th) 		Reputation
21 (1,598,432nd)
Page: 1
Title Δ
Xilinx Zynq peripheral drivers 0.00
FPGA soft IP cores : are they in general always chip dependent or i... 0.00
problem with flattening an array in verilog 0.00
Verilog: Use of register: When are the values actually updated? -4.18
I am new to Verilog, If initial block can not be synthesized then h... 0.00
Reg data type in verilog +0.75
Range Specification Verilog 0.00
How to write to a txt log file in a verilog simulation testbench 0.00
How to use use two external resets in FPGA: System Reset and MicroC... 0.00
Sending data from FPGA to PC via Ethernet 0.00
cocotb-modelsim error due to Illegal option -o pipefail 0.00
Driving an LED from a switch +0.13
What is compile in Verilog? +4.90
No division in numerical differentiaton algorithm +0.05
Asynchronous FIFO SystemVerilog 0.00
Verilog Module not updating as expected 0.00
T flip flop won't produce outputs -3.14
how to do acircular shift for an array via verilog -0.00
Multiple always block using for loop 0.00
How do Verilog Compilers Interpret Addition 0.00
Inferring a True Dual Port RAM (Xilinx and Intel compatible) in Ver... 0.00
What is the colon (:) expression in verilog structure assignment pa... +4.92
How can we use SDA or SCL lines for I2C Addresses? -3.09
How to drive the DDS Compiler IP core from Xilinx 0.00
FPGA language subset/dialect in C. Does any exist? 0.00
Is it possible to extract value of a parameter in Verilog 0.00
Verilog optimization 0.00
Can you deassert CS in the middle of a block read when using an SD... 0.00
How to do Verilog variable part select with % on both sides of colon? +4.06
Adding signal to sensitivity list synthesizes to a buffer? 0.00
Reduce RAM Usage for AlexNet implementation on FPGA 0.00
How can I assign module arguments in Verilog? -1.59
How to multiplex AXI streams with TDEST? 0.00
Is there a way to pass a design parameter from a custom IP to softw... 0.00
confusion about ddr3 addressing via MIG in kc705 0.00
Could not locate C:\Xilinx\xic\bin\xic.bat 0.00
Parameterizing a module based on an interface (SystemVerilog) -4.21
Verilog not calculating wire values 0.00
How is iverilog simulator interpreting my RAM code to determine ... 0.00