StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

pico

Rating
1487.00 (4,454,465th)

Reputation
57 (973,009th)

Page: 1

Title	Δ
using gnu find command to match subpath with slashes in it	+0.37
SystemVerilog: virtual modules verse virtual interfaces	-3.03
what does "virtual" mean when applied to a SystemVerilog...	-3.59
How to generate "platform.h" in a Xilinx SDK Project?	0.00
How to add "lwIP library" to Eclipse XSDK Zynq Applicatio...	0.00
What's the equivalent of Verilog tilde operator "~" i...	-3.78
VHDL: setting a constant conditionally based on another constant...	+4.49
Vivado: after Tools->Create-and-Package-New-IP what to do compon...	0.00
VHDL: ceiling and floor of division by two integer constants	+3.91
Vivado/XSDK: How to access address from Zynq M_AXI_GP0 Bus?	-0.01
vivado block designer not updating RTL interface in block design af...	+0.27
GHDL simulator doesn't support vhdl attributes without error?	-3.83
in VHDL, how to check if file exists before opening it?	-3.87
VHDL: best way to pass testcase name string into simulator from run...	-3.96
load markdown file from http directory into javascript string	0.00
displaying latex math equations in web browser using mathjax and no...	0.00
displaying latex math equations in web browser using mathjax and no...	0.00
vhdl generic parameters used by other generic parameters (error: ge...	0.00
How to automatically stop powershell if ampersand command fails. ex...	0.00
GHDL Simulator: numeric_std-body.v93: NUMERIC_STD."=": nu...	+2.00
GHDL Simulator: numeric_std-body.v93: NUMERIC_STD."=": nu...	-4.00
GHDL Simulator: numeric_std-body.v93: NUMERIC_STD."=": nu...	+2.00
vhdl: object subtype is not locally static	0.00
vhdl:warning: universal integer bound must be numeric literal or at...	0.00
need to convert Verilog graycode function into vhdl	0.00