StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

PrzemekS

Rating
1509.50 (74,262nd)

Reputation
96 (741,577th)

Page: 1

Title	Δ
Fifo block implementation	0.00
How to generate PREADY signal from slave in APB protocol?	0.00
.vcd and .saif files	0.00
How to define parametric module in Verilog?	0.00
How does a sensitivity list work in circuit level?	+3.94
How to handle multiple simultaneous inputs to a FIFO?	0.00
Verilog high impedance inout synthesis	0.00
Does breaking large combinational logic into small logic really red...	0.00
Should an output be output reg if using it in an instantiated sub m...	+0.09
shift left until MSB is 1: loop count limit exceeded. Condition is...	+5.48
Question about how asynchronous reset work on reset edge	0.00