StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

grorel

Rating
1523.79 (25,494th)

Reputation
826 (181,358th)

Page: 1

Title	Δ
template function string to T	-3.72
U-Boot add node to devicetree during startup	0.00
Bootstrap navbar hide content on #link	-0.45
Is there any short-way to find first '1' bit?	0.00
How to remove commits with rebase	0.00
How to use the internal oscillator in an FPGA (Lattice MachXO3)?	0.00
Concatenation operator in VHDL: Comparing element of an array and m...	-4.41
Asynchronous counter retroaction problem VHDL	0.00
VHDL - Behavioral work correctly, Post Route has problem	0.00
How to generate different types of component	-4.25
The word time in VHDL	+3.55
Using DCM Locked output in Spartan 3 FPGA	0.00
VHDL testbench for a device that uses two previously defined and te...	+3.70
rising_edge() vs process sensitivity list	+3.92
left shifting of a two's complement vector VHDL	0.00
Vivado constraints file error	0.00
Logical circuits functions and designing vhdl code	0.00
Is it possible to turn the clock off in vhdl?	+3.78
modelsim script for compile all	0.00
With ModelSim, how to obtain all signals' simulation data befor...	+4.60
How to access record elements and asign value to them?	0.00
Simple test bench in vhdl with generic	-3.25
How to flatten array in Verilog	0.00
4 switches control 1 led, if a switch change in value led change in...	0.00
VHDL Finite State Machine - Is the reset really necessary?	+1.89
arrays of VHDL protected types	0.00
Concatenate arrays of bytes into one array	-2.05
while loop stops working after second user input C++	+3.08
Cannot understand the errors in my code	+3.86
How to explain C pointers (declaration vs. unary operators) to a be...	-0.17
Arrays-C programming	+3.55
How to pipeline my 2s complement multiplier?	-0.08
How to change signal value instatntly?	-0.19
Error after running implementation	+4.29
Verilog always block with pushbutton activation, FSM	-0.13
VHDL - Comparing present and past inputs	+4.11
errors during implementation	+4.02
ERROR:HDLCompiler:806 - Line 35: Syntax error near "function&q...	+0.10
What does "others=>'0'" mean in an assignment...	-1.94
Query reg .ucf file in BASYS 2	0.00
LFSR not working on the FPGA only on the simulator	0.00