StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

maximus

Rating
1500.43 (452,403rd)

Reputation
1 (4,488,000th)

Page: 1

Title	Δ
How to assign value to std_logic_vector in VHDL?	0.00
16bit multiplier vhdl code synthesize error	0.00
Unable to run post synthesis vivado	0.00
I cant compile this VHDL code because of z but i dont know why and...	+4.24
My code VHDL compiles,but I don't get the expected result in th...	+0.11
How to pass multiple generics to vsim using -g switch in Modelsim?	-3.81
Verilog, can't generate bitstream	0.00
Create questasim/modelsim project from the command line	-0.11
Are there any reccomended styleguides or quick reference sheets for...	0.00
Frequency Divider and subsequent edge detection of the signal	0.00
what do the following letters 'n,q' mean in systemverilog?	0.00