StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

OutputLogic

Rating
1499.73 (3,755,281st) 		Reputation
656 (219,185th)
Page: 1
Title Δ
Verilog Best Practice - Incrementing a variable -0.06
Xilinx ISE build time and already compiled modules +4.53
Logarithm in Verilog 0.00
Connection Refused to my Running Amazon EC2 instance 0.00
CRC-16 Computation in IEEE 802.11b 0.00
FPGA efficient (a)synchronous resets -1.90
verilog code for microprocessor instruction 0.00
DCM in Xilinx 10.1 +4.05
Starting FPGA Programming -1.30
VHDL/Verilog related programming forums? +0.26
Configuration Management for FPGA Designs -0.51
Professional VHDL IDE? +0.90
Verilog code simulates but does not run as predicted on FPGA -3.97
Neural Network simulator in FPGA? +2.60
Resources for learning Verilog +1.04
Tutorials for problems with Xilinx's microblaze IP Stack -2.06
Wiring two modules in Verilog +0.08
Need of PRBS Pattern Generating C/C++ API 0.00
Should FPGA design be integrated into a Computer Science curriculum? -2.17
What is the best graphing/charting toolset to use for creating Goog... +3.99
Tools for finding domain names -4.29
Direct control of ATA commands -2.13
Random number generation on Spartan-3E +0.67
FPGA based RTL evaluation 0.00
Write to local disk from web page 0.00
Good sites/blogs for FPGA development projects 0.00
What javascript library do you recommend to display/popup screensho... 0.00
Best way to approach FPGA Device Requirements 0.00
CUDA vs FPGA? 0.00
Where should I begin with HDLs? 0.00
Can you use the JavaScript engine in web browsers to process local... 0.00