StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

sonicwave

Rating
1522.73 (27,108th)

Reputation
4,639 (35,863rd)

Page: 1 2 3

Title	Δ
giving 8 bit input to Spartan 3E kit	-0.01
std::map concurrency with one inserter thread and one reader thread	0.00
How to write meter-bus in VHDL?	0.00
Types unmatch VHDL code at Simulation on Modelsim, inspite of thoro...	-1.62
How to deduce from synthesis report	-0.26
My program works in ModelSim, but doesn't work on real FPGA board	0.00
Error in my VHDL code, but I can't seem to figure out why	+4.43
VHDL - setting sampling rate for a sensor	0.00
creating a UDP connection with iOS and an embeddeddevice	0.00
VHDL 4-Bit Multiplier: use_dsp48 and Gated clock	-3.76
VHDL - determining counter period	0.00
CMAKE and order dependent linking of shared libraries	-3.61
VHDL synthesis warning FF/Latch has a constant value of 0	0.00
C++ Calling one function from another	+2.47
Cancelling pthread_cond_wait() hangs with PRIO_INHERIT mutex	0.00
pthread_cond_wait: random segmentation fault	-1.54
pthread_cancel() function failed to terminate a thread	+3.84
Data decimal to Binary	0.00
pthread_create fails with EAGAIN - but only on a certain function	-4.07
VHDL beta function	-0.01
VHDL Clock Divider With Decimals	-2.45
Get more deterministic (short) sleeps	-0.39
VHDL calculation, different but still the same	0.00
vhdl multiplicationof 2 numbers	0.00
Streaming video to PCIE slot	-4.45
Overlay drawing in Hardware	+3.80
Can't infer register because its behavior doesn't match any support...	+3.89
How to do a bitwise AND on integers in VHDL?	+0.10
Why having this as a separate process causes all sorts of weirdness	+0.31
Generate Simple Beep on Altera DE2 Board	0.00
Programming an FPGA?	-3.74
How do User Constraint Files actually work?	0.00
how to output integers and doubles to binary file	-0.19
Text Editor Unable to delete last new line character	0.00
Testing PCI Interface on FPGA	+0.79
big endian vs little endian	+4.83
if statement in VHDL	+0.30
Need some help pseudo random number generator	0.00
Login and management over telnet in embedded linux	0.00
Reading a file one int at a time in C++	+3.46
Bool always evaluating as true	+2.75
VHDL: How to use CLK and RESET in process	+4.31
Image Processing on a micro-controller	0.00
Segmentation fault happened while calling a correct function	0.00
What do I need to know for writing a WebCam capture and image proce...	+4.44
Linked List - pointers	+4.72
Successful FPGA application for HPC, e.g. on a cluster with InfiniB...	+0.66
Recommendations for a development board for embedded programming	-2.80
C++ callback system	+0.84
Problems with pointers?	-3.21