StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

m4j0rt0m

Rating
1495.58 (4,250,461st)

Reputation
194 (471,553rd)

Page: 1

Title	Δ
How to give input matrix in Verilog code?	0.00
How to realize "posedge asynchronous reset logic" in veri...	-1.99
Verilog: More efficient way to use ternary operator	-3.33
Writing a Verilog function to Locate the index of the first one on...	-3.30
Assigning values to parametrized arrays in Verilog	+4.76
Module instantiation with the "number sign"	+4.05
Does SystemVerilog Generate support delays?	+2.70
Unable to understand error in D flip flop code	-2.59
What is the Hardware synthesized for << operator	+0.27
When I try to check two inputs in one always block I am getting inf...	+0.06
How do I design Serial to Parallel Buffer in Verilog only using clo...	0.00
How to write exponential function in verilog?	0.00
How do I count a specific sequence in Verilog?	-3.37
What the meaning of "\|" and "&" in the if s...	-1.73
How can I use genvar variable to access input signals?	-3.24
Implementing in Verilog	0.00
Why is this code getting inferred latches?	-2.74
Error while reading a file from memory in Quartus prime(verilog)	+0.74
verilog in making one's complement 1111 to signed magnitude 0000	+1.28
verilog AND gate when 32 not working correctly	0.00
Verilog Temporary Variable	+5.34
the simulation output of my JK Flip-Flop just get nothing changed	-1.34
how can i remove a push button logic in the program counter and add...	0.00