StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

damage

Rating
1523.66 (25,691st)

Reputation
813 (183,773rd)

Page: 1

Title	Δ
how to use the splitted parts from part select in your VHDL code?	0.00
VHDL - GHDL Initialise std_logic_vector with smaller bit length	0.00
Need work-around for "ternary operator" in VHDL constants	+4.28
Partial assignment to signal of record type when setting initial va...	0.00
How to define default value for record type	0.00
Anyone familiar with how ffmpeg handles Out of order MPEGTS packets...	0.00
Xilinx device specific primitives	+3.80
VHDL 3-bit u/d counter	-0.07
Muxltiplexer implementation in HDL	0.00
What does "quality of result (QoR)" cover?	+3.87
How to store data and program permanently in an FPGA?	+3.91
Error : Library "IEEE" does not contain primary unit &quo...	-1.87
FPGAs: Pins and their polarities	0.00
Error when creating a task in separate file in verilog	0.00
Mpeg2 ts sync byte and continuity error	0.00
Initializing values in a vector	-0.40
Checking if all values are equal in two vectors	0.00
can't determine definition of operator ""-""?	0.00
VHDL cant determine definition of operator ''='' --...	+3.77
Declaring types of dimensional array in VHDL	0.00
VHDL, confused over syntax "" &	+1.95
How do I install GTKWave on Windows?	0.00
Does receiving of sms affects the traffic bandwidth of gsm modem	0.00
Cannot find function for these actuals	+0.64
Send UDP packet to fpga spartan 3e via ethernet	-4.09
Unsigned operation need signed variable or what in VHDL	+4.14
Real time Local Maximum Finder	0.00
Will a type defined inside an architecture be known outside of it?	0.00
The network packet is rejected if i make a change in it using libne...	0.00
Signals and Variables in VHDL	+0.00
VHDL/Verilog: access HDMI port	0.00
adder in verilog	+3.72
VHDL state machine is not looping	0.00
VHDL/Verilog related programming forums?	0.00