StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

BennyBarns

Rating
1484.42 (4,474,857th)

Reputation
549 (253,519th)

Page: 1

Title	Δ
how to approach string/pattern checking in VHDL?	+0.47
How instanciate a generic entity with an embedded signal?	0.00
Visual Studio Package: Is it possible to show tooltips on text line...	-3.86
Sharing "array of arrays" between two VHDL modules	+4.50
VHDL equal operator: different behavior for std_logic and std_ulogic	-3.84
vhdl frequency shifting, two exact and close frequencies	0.00
VHDL: Determine bit size from integer range attribute	-3.32
ConcurrentModificationException in single Threaded unmodifiableList	-2.85
Generic package in VHDL	-3.86
Assigning values in VHDL	0.00
VHDL : Library required	-3.73
Conversion function "To_bit" must have exactly one formal...	0.00
Moving data between processes in Spartan 3	-1.91
Type vs Subtype and down vs to for Integers in VHDL	0.00
Chess engine with FPGA	+4.32
std_logic in VHDL	+2.08
VHDL - Interfacing with specific ports on a bus	0.00
What is the difference between elseif and elsif in VHDL	+3.88
Choosing FPGA with enough inputs	-3.78
optimizing VHDL code	-3.68