StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Leeor

Rating
1512.40 (55,550th)
Reputation
15,499 (9,054th)
Page: 1 ... 6 7 8
Title Δ
Struct field access +4.63
Possibility of implementing Shortest path algorithm with waypoints... +0.27
linked list creation run-time error +3.31
Omiting processor cache +3.80
Clear upper bytes of __m128i -2.12
fastest alternative to if-else or switch-case -1.53
Refining a regex repeating group -1.39
Is a binary operation faster than memmove? -2.81
How to demonstrate the impact of instruction cache limitations 0.00
Single variable polynomial addition -3.96
x86 Assembly Force Cache Store -1.97
cpu cache performance. store misses vs load misses +0.19
Data structure with fast contiguous ranges retrieval -4.00
SSE and AVX intrinsics mixture -1.11
How to find number of conflict misses in a cache simulator 0.00
Assembly Language, what exactly is a specialized instruction? -0.23
0xC0000005: Access violation reading location 0x4effffff 0.00
C program keep crashing -3.41
Can I control what gets copied into CPU cache in C++? -2.50
Total Store Order and write merging in x86(-64) 0.00
How can I write self-modifying code that runs efficiently on modern... +2.97
Cache miss in an Out of order processor 0.00
How do I find the size of the L1 cache lines from within a Java pro... 0.00
When program will benefit from prefetch & non-temporal load/sto... 0.00
When are page frame specific cache management policies useful? 0.00
Fastest way to check if two integers are on the same side of 0 +0.21
A micro benchmark for memory -2.81
In which hazard does cache miss fall into? 0.00
How does self-modifying code work? 0.00
LLVM: Get function argument locations (ABI) 0.00
Why does 64-bit GCC warn about converting a const int to long unsig... 0.00
TLB physical addressing doesn't make sense to me 0.00
CPU cache critical stride test giving unexpected results based on a... -3.98
Impacts of CPU cache on speed -3.85
DTLB miss address trace using Intel PEBS 0.00
Looking for the best equivalents of prefetch instructions for ia32,... 0.00