StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Baard

Rating
1496.26 (4,067,540th)

Reputation
381 (339,530th)

Page: 1

Title	Δ
Verilog module parameters in seperate config file?	+0.03
RISCV RV32IM: MULHSU - which operand is the signed one?	-4.00
How to write the verilog to force yosys / nextpnr to output a manua...	0.00
How to program Lattice iCE40 ultra with a microcontroller	+4.23
iCE40 IceStorm FPGA: Switchable Pullup on Bi-directional IO pins	-4.00
How are pending exceptions managed by the RISC-V specification?	0.00
having trouble setting up two GB_IO pins	0.00
RISC-V: Handling multiple interrupts	0.00
RISCV resolving opcode	0.00
How do I keep RISC-V compliance?	0.00
How to reuse BRAM once it's not needed by module?	+0.00
Modelsim reset all windows	0.00
How to create an 8-bit comparator with four 2-bit comparators?	0.00
How to include lwIP original source code into my project?	0.00