StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

baldyHDL

Rating
1500.70 (432,415th)

Reputation
1,292 (124,338th)

Page: 1 2

Title	Δ
VHDL error related to concatenation of variable	0.00
VHDL: Latch being created when using input ports	-3.64
Error : Non-static loop limit exceeded	-3.57
VHDL simulates fine, but doesn't act the same in hardware	0.00
Vhdl with no clk	-0.76
Error testing 8-bit LFSR written in VHDL	0.00
Vhdl code acting wierd (small code , where variable keeps its value...	-3.35
Is it possible to have generic type in vhdl?	-3.39
Is a <= a + 1 a good practice in VHDL?	+4.40
VHDL std_logic_vector indexing with "downto"	-3.69
Read and Write 2d array in BRAM VHDL	0.00
3-stage MD5 pipeline in VHDL	0.00
How to check even and odd from std_logic_vector for pixel	0.00
Multiplication of a scalar with a vector	0.00
VHDL textio read file debug	0.00