StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user2099996

Rating
1492.99 (4,340,910th)

Reputation
124 (624,442nd)

Page: 1

Title	Δ
VHDL synchronization between different blocks	+0.08
Can Zynq-7000 be singled steped	0.00
uninitialized input signal isim	0.00
Doxygen with Graphviz to document VHDL	0.00
How to play audio file from verilog simulation?	0.00
How to determine the number of Logic cells and MLUTS	0.00
VHDL: Create finite state machine from logic expressions	-1.97
How to fix Xilinx ISE warning about sensitivity list?	-1.90
VHDL Error (Simple Expression Expected)	0.00
How can i write code for divisibility in VHDL?	+0.32
VHDL LFSR Output through FPGA board SMA connector	-3.89
xilinx VHDL error 827 : Signal <name> cannot be synthesized	+0.35
Is using video memory in GPU or FPGA as circular buffer for display...	0.00
ModelSim - Simulating Button Presses	0.00
communication between android and fpga board	0.00
VHDL - Writing to FPGA Register	0.00
How to install SD Card and ethernet at uClinux	0.00
Rising_edge detection within clock	0.00
External USB device interface with Xilinx Atlys board	0.00