StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Staszek

Rating
1496.65 (4,020,455th)

Reputation
542 (256,077th)

Page: 1

Title	Δ
Why I cannot get response from the tcp server?	0.00
VHDL rising_edge function instead uses falling edge?	+4.09
VHDL how work variable	0.00
Interface from DE1 board to PC in VHDL	0.00
VHDL ignores statement outside a process	+2.18
VHDL-“Signal cannot be synthesized, bad synchronous description”	0.00
VHDL Process - how many flip-flops are needed	0.00
VHDL: signal delay without using clock	+4.16
Add and assign to a signal in VHDL	0.00
Syntax error while running the code	0.00
formal size has no actual or default value vhdl	0.00
change class conditionally vue.js	-3.07
VHDL-Implement LFSR	0.00
How can I add progress bar to vue-strap carousel slider?	0.00
vue.js - how to bind read only input fields? v-bind:value or v-model?	+5.35
Initial value of unsigned in VHDL	+4.23
Xilinx. xst:737 error	0.00
VHDL Selection machine error in port map	0.00
Checkbox filtering with VueJS	-3.04
Syntax error near "tmp" in vhdl	0.00
Vue.js modify computed property?	-3.49
VHDL package not compiling	+0.16
how to make std_logic_vector consist of std_logic_vectorin vhdl	+4.39
If there are 2 always blocks which block will be executed first	+0.54
VHDL Uninitialized out port has no driver	-3.69
Clock configuration - VHDL coding Altera DE1 audio codec chip	0.00
VHDL process get activated when the sensitivity list isn't chan...	+0.32
Error in to_integer	-3.48
VHDL multiplier which output has the same side of it's inputs	-4.20
Using a LUT to generate output costs high latency	0.00
Vhdl error 10344 dont know what to do	0.00
Is it necessary to seperate combinational logic from sequential log...	-3.87
Entity Instantiation Inside of a Process	-3.92
Edit - Can't Infer Register Because It's Behavior Does Not...	0.00
Error when writing to 3rd case in HPS FPGA Avalon memory mapped int...	0.00
Bitbake does not install my files in my rootfs	0.00