StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Peter Cordes

Rating
1575.42 (3,453rd) 		Reputation
156,434 (349th)
Page: 1 ... 22 23 24 25 26 ... 92
Title Δ
"Safe" SIMD arithmetic on aligned vectors of odd size? +2.29
Conditional XOR after Bit Test in Assembly 0.00
Vscode on Centos 7.7 does not recognize Intel AVX functions, errors... +0.38
_mm_broadcastsd_pd missing in GCC avx2intrin.h (versions X-9.2) 0.00
Difference between jmp and b? 0.00
Writing and debugging a min program in asm 0.00
What security issues arise in the absence of a kernel stack? 0.00
Why does GCC create extra assembly instructions on my machine? 0.00
How to characterize a workload by obtaining the instruction type br... +1.58
Symbolic Address vs Label in MIPS 0.00
Why does my "=r"(var) output not pick the same register a... +0.90
Why while(n) n = n>>1 loop does not terminate with negative n 0.00
Forward reference (_telldir) 0.00
Is it possible within a function to get the memory address of the v... +1.57
Where do registers AL and AX overflow to? 0.00
Is it worse in any aspect to use the CMPXCHG instruction on an 8-bi... 0.00
What weights for a multi-part benchmark? 0.00
Synchronization with C++ atomic memory fence 0.00
Confused about Intel Optane DC SSD usage as extra RAM with IMDT? 0.00
GCC: How to assemble a file in one command? +2.57
Trying to compile a function in assembly 0.00
How do these r-type bit numbers turn into 0,11,12,18,0, and x18? (p... 0.00
what would the system software have to do if the processor did not... -1.46
Assembler use of segment register +0.20
How to simplify MIPS ADD 1 / SLT / BNE into fewer Instructions? -2.51
Minimum processor capability to boot Linux 0.00
AVX intrinsics for tiled matrix multiplication -1.87
How a 4 bit CPU Works on infinite data and recall that data from me... +0.39
How to convert boost multiprecision integers into big endian from l... 0.00
Why even big-endianness computers read from lower to higher memory?... +0.37
Why would movw di, [ebp+4] be illegal? +0.37
How to move an address in Intel Assembly x86-64 forward an amount o... 0.00
0x cc vs 0x cd 03 (int 3) 0.00
Why there is no parentheses wrapping around AL register? 0.00
How do I shift left in assembly with ADD, not using SHL? -0.62
Assembly on Raspberry Pi gives the error "command not found&qu... 0.00
Remove needless assembler statements from g++ output -0.59
Understanding TLB from CPUID results on Intel 0.00
I'm trying to understand the "rep scasb byte [edi]" i... +0.39
What is the compiler doing here that allows comparison of many valu... -1.70
Where can I find documentation on the code in this .s file? +0.38
Why is execution time of a process shorter when another process sha... 0.00
NASM Linux shared object error: Relocation R_X86_64_32S against ... 0.00
Why does it take less byte to use xor rather than mov? +0.95
Does this envelope implementation correctly use C++11 atomics? -2.06
Why do I have to convert to ulong inorder to read data from registe... 0.00
Errors when trying to compute the average 0.00
Linked Lists Nodes in Assembly (Bomb Lab Phase 6) 0.00
How can I get gcc to vectorize code using the SSE4.1 pminuq/pminud/... 0.00
how are barriers/fences and acquire, release semantics implemented... 0.00