StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Peter Cordes

Rating
1575.42 (3,453rd)
Reputation
156,434 (349th)
Page: 1 ... 40 41 42 43 44 ... 92
Title Δ
Using carry flag after shift operation 0.00
Optimal way to store double SSE2/AVX/AVX512 as floats using intrins... 0.00
How do we use jump in assembly using these instructions? -0.62
Signed or unsigned loop counter 0.00
Cache, Branch predictor and TLB maintenance operations +0.36
Most recent processor without support of SSSE3 instructions? 0.00
Are AVX512 instrinsics supported in Clang on OSX 32-bit? 0.00
What is the point of on-chip hardware accelerators, instead of that... 0.00
How to change a character in a string in assembly x86 (AT&T syn... 0.00
Is it preferable to use the total time taken for a canonical worklo... 0.00
How does the _mm_cmpgt_epi64 intrinsic work 0.00
Create a pointer sized union for 64 and 32 bit builds 0.00
Dynamically allocating array, high level language to assembly MIPS 0.00
How to create a label with the number from variable in asm 0.00
C++ SSE Intrinsics: Storing results in variables 0.00
Comparing first argument in argv to a char 0.00
1-to-4 broadcast and 4-to-1 reduce in AVX-512 0.00
Left shift using %cl -2.57
How to inline assembly in C++? 0.00
How do I get the same behavior for double precision operations in b... +2.26
Define a unique and global assembly label/symbol inside C functions +2.70
Microsoft Assembler, Why PTR doesn't work with registers (inval... 0.00
Why is RAX not used to pass a parameter in System V AMD64 ABI? 0.00
Objective difference between register and pointer in AVX instructions 0.00
How can there be so many register variables, with such a limited nu... +0.05
Bitwise operations with Streaming Simd Extensions (SSE) 0.00
Using __builtin_popcount or other intrinsics to process the result... 0.00
Simple C program to illustrate out of order execution? 0.00
How to understand what to put in registers from documentation? 0.00
Bits required to address registers +1.45
Questions about IT conditional codes in assembly 0.00
What is causing text to be displayed in a random place? 0.00
CISC short instructions vs long instructions 0.00
Mips .space directive Memory address out of bounds 0.00
Having difficulty figuring out what a call to an assembly function... 0.00
C -Parameter name omitted? Can't find error 0.00
Is my understanding of the A20 line check code correct? -2.06
How to go to new line in text mode assembly 0.00
Arithmetic operations with large numbers in assembly 0.00
MSYS2 GCC zeros out doubles on floating point operations with SSE d... 0.00
replacing "-01" with "-02" intel compiler optio... 0.00
What is the use of this asm block using x86 DIV in c++? 0.00
SSE2 extract float from packed data in golang 0.00
How to implement decay towards zero in signed fixed point math, in... 0.00
Why doesn't gcc resolve _mm256_loadu_pd as single vmovupd? +1.78
Is there a way to write shellcode for sendfile that does not use sy... -0.12
MIPS/Assembly: How do I find register value by hand after an instru... 0.00
Is the Microsoft Stack always aligned to 16-bytes? 0.00
What exact rules in the C++ memory model prevent reordering before... -0.41
After two mov in memory register system crash 0.00