StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Jithin

Rating
1494.02 (4,308,768th)

Reputation
83 (796,597th)

Page: 1

Title	Δ
Assign value to an array of wires	+0.62
Verilog code works very well in Simulation but not on FPGA	-4.01
how to use 2 Dimensional array in Verilog	-4.00
verilog if-statement hardware translation	+4.03
hardware implementation of Modulo m adder	0.00
Serializer 32 to 8 - Verilog HDL	-2.62