StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user2548418

Rating
1501.56 (389,936th)

Reputation
1,391 (116,556th)

Page: 1 2

Title	Δ
Is it possible to implement the current Rocket Chip Github respo on...	-1.97
Linux porting for RISCV multicore processor	0.00
rocket-chip emulator build compile error	+0.01
Partial write enable register bits	0.00
How to connect parts of Rocket-Chip to put on altera FPGA	0.00
Number of cores rocket-chip	0.00
How to app support OpenMP in XCode 7	0.00
GPL'd RISC-V implementation?	-2.74
Unable to run code on riscv rocket chip when FPU is disabled	0.00
Simulating Rics-v verilog	+4.05
RISCV/Rocket chip Emulator output log	0.00
Where is top module of rocket processor?	0.00
Zybo development board for RISC-V	0.00
Linux doesn't recognize multicore Rocket on FPGA	0.00
Inter core communication in spike	0.00
Compilation error for multi threaded programs compiled using riscv6...	0.00
Running SPEC06 with RISCV architecture	0.00
riscv: qemu scall versus spike ecall	0.00
How to specify kernel parameters in Spike (riscv)?	0.00
Adding extra flags to cache lines with instruction support	0.00
Include/Exclude L2 from RISC-V Rocket	0.00
How to make a multicore system using the RISC-V Rocket-chip processor	0.00
Error running qemu-system-riscv using root.bin and vmlinux	0.00
Generating a RISCV Rocket Chip with different cache sizes	0.00
How to boot Linux with spike?	0.00
How does spike -g works?	0.00
What sorting algorithm is this 3 liner?	+2.70
Does RISCV tool chain support pthread library?	+4.01
How can I compile C code to get a bare-metal skeleton of a minimal...	-2.70
RISC-V ISA Input and Output operations	0.00
System module in rocketchip_wrapper.v	+0.04
Issues in Migration of RISCV Test Harness from VCS to Questasim Sim...	0.00
Rocket Chip on Non-Zynq FPGAs	0.00
Adding uncore package to a Chisel project	0.00
Chisel: Access to Module Parameters from Tester	0.00
How to disassemble these instructions	0.00
How does openMP parallelize these loops?	-4.03
Initializing stack pointer	0.00
Errors when compiling riscv-gcc	0.00
How can generate the 32-bit RISCV form chisel soure. What are the r...	0.00
Energy simulation of a RISC-V chip	0.00
What the correlation between GCC and OpenMP versions?	0.00
How to simulate the RISCV Rocket chip	-4.00
How to simulate the RISCV Rocket chip	+4.00
Writing parallel code using OPENMP	0.00
Debugging simple C and Assembly Programs with Spike (riscv-isa-sim)	0.00
Disabling OpenMP when Profiling Enabled	0.00
omp.h not found, OS X Yosemite not using newest gcc version	-0.09
core dumped using lock in openMP	0.00
Is there a way to end idle threads in GNU OpenMP?	+4.02