StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Qiu

Rating
1543.91 (10,060th)

Reputation
4,148 (40,353rd)

Page: 1 2 3

Title	Δ
Some Course/book about FPGA?	0.00
How to generate random time delay in VHDL	0.00
Unknown Verilog error asking for End after else (SOLVED)	-2.96
Set a binary number to input	0.00
Order of size specifiers in unpacked ports	0.00
Assigning values of 4*4 matrix	0.00
Verilog syntax errors	0.00
Compilation error: A net is not a legal lvalue in this context	0.00
Verilog: "... is not a constant"	0.00
How do I wire modules?	-0.60
Inertial delay in Verilog HDL	+3.23
What is the Java equivalent of mcrypt "ncfb" mode?	0.00
Synthesis of wand as and gate	0.00
Can I pass a clock signal as an input argument in a Verilog task?	0.00
Assign value to an array of wires	-0.62
"Unique case violation" warning at time 0	0.00
Frustrated with Simple Verilog	0.00
Conditional expression in verlog	0.00
full adder with two half adder in quartus ii	0.00
how i can get a Bit from a register?	-0.54
Loading txt file into verilog testbench	0.00
Using floating point addition in verilog	0.00
How to write more that one logical gates?	0.00
Can I make readmemh warning fatal?	0.00
Syntax Error in Verilog code	+3.49
Up Down counter code	+0.01
Error after running implementation	-2.42
Verilog carry look ahead adder propagation confusion	0.00
Getting error: localparam shift1 cannot be overwritten,however I de...	-0.37
Xilinx loop has iterated 64 times error	0.00
Unusual behavior of verilog code	0.00
Syntax Error on '='	0.00
6-bit Full Adder returns with an error	0.00
NAND and NOT operators	0.00
Altera Quartus Error (12007): Top-level design entity "alt_ex_...	+3.49
Verilog Debouncing Module	0.00
Storing custom types in systemverilog header files	0.00
How to right shift a bit in Verilog?	0.00
How to check unknown logic in Verilog?	0.00
I'm new to verilog and please help me figure out what might be...	-3.67
Verilog: part-slect or indexed part-slect cannot be applied to memory	0.00
Non-integer values in verilog	0.00
Simulation error in verilog in modelsim ACTEL6.6d	0.00
How do i connect my two modules?	0.00
Verilog-A & Verilog ; Are they the same?	0.00
Verilog: Reading 1 bit input and Writing it to 288 bit reg	-0.08
how to make one iteration per clock edge unlike all iterations in o...	0.00
When to use the tick(') for Verilog array initialization?	+3.83
Getting an error while using two bus wire as input and other two as...	0.00
Verilog Compilation	0.00