StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Chris

Rating
1509.72 (72,651st) 		Reputation
2,821 (59,877th)
Page: 1 2 3
Title Δ
RISC-V RV32I soft float lib calls MUL and MULHU instructions in __m... 0.00
How do MemReq and MemResp exactly work in RoccIO - RISCV 0.00
ABI Register Names for RISC-V Calling Convention 0.00
Riscv GCC 4.9.2 can't compile linux 3.14.29 +4.14
Riscv-gcc can't recognize opcode b 0.00
io += port: value += is not a member of Chisel.Bundle 0.00
32 bit Datapath RISCV core 0.00
Setup RISC-V toolchain with specific instruction set 0.00
Implementation of FENCE in the RISC-V Rocket processor 0.00
Misaligned instruction access -- spike pk hello -3.90
How to compile dhrystone benchmark for RV32I 0.00
Zybo build utilization of fpga 0.00
riscv-tools Setup requirem​ents​? 0.00
Which exceptions will be raised for the FCVT.WU.D floating point in... 0.00
Rocket core implements the RV64G version of RISCV? 0.00
Are RISC-V instruction execution durations standardized for the sak... -3.95
Create a Data Hazard in a C Program 0.00
How do computers translate everything to binary? When they see a bi... -3.61
Is the behavior of the chisel standard library shift register corre... 0.00
Pipeline hazard handling with store 0.00
What is RISC-V and how does it compare to previous RISC architectur... +4.06
It should unroll loop but instead it's throwing AssertionError +0.06
For loop is not unrolling in chisel 0.00
Sorting/reordering dependent instructions for dual issue processing 0.00
What does the processor do while waiting for a main memory fetch -4.34
Chisel synchronous read memory 0.00
wrap Verilog code in chisel 0.00
clk event in chisel/scala +2.70
Create my first own project 0.00
unresolved dependencies with chisel setup 0.00
Are memory address separate from data in cache block? 0.00
Updating a single bit of a bit vector 0.00
Inspecting or visualizing the graph of Chisel nodes 0.00
Pass arg to testbench during runtime 0.00
Chisel Shiftregister Example 0.00
Instruction Set Encoding 0.00
Theory regarding jump functions? 0.00
Chisel synthesized none neither for verilog nor for C++ 0.00
Pipeline branch prediction performance example 0.00
I have to make a verilog program that divides 2 numbers 0.00
How does a control unit work? -0.07
It would be nice to have Vec[Mem] in Chisel 0.00
Chisel: how to avoid errors NO DEFAULT SPECIFIED FOR WIRE 0.00
How does the Control Unit in Von Neuman Model distinguish between d... 0.00
Control Data Flow graphs or intermediate representation 0.00
Chisel compiler is very slow 0.00
What does UInt(0) mean? -3.93
Assign vec to UInt ports 0.00
Chisel runtime error in test harness 0.00
Is it possible to avoid specifying a default in order to get an X i... +0.46