StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Timmy Brolin

Rating
1484.62 (4,473,373rd)

Reputation
644 (222,657th)

Page: 1

Title	Δ
Which serial interface to choose from when working with sensors?	0.00
How do I align columns in C	0.00
In VHDL, how to check a case statement value partially meets some s...	+4.27
why is O(n^2) vs O(ab) different?	-3.36
VHDL: Correctly way to infer a single port ram with synchronous read	-1.89
What files to check into git in a Vivado Project file?	0.00
VHDL: setting a constant conditionally based on another constant...	+1.96
Is it possible to switch between single ended and differential IO &...	0.00
how to randomize the elements of a array in vhdl code?	0.00
Both edges of Clk in VHDL Synthesis Coding	+0.66
Why do verilog tutorials commonly make reset asynchronous?	0.00
FPGA and CPLD bootloader	+4.42
Libero SoC timing constraints (*.sdc) difference	0.00
Filtering out jenkins console output of a job	0.00
Accessing the memory location correctly to print the elements of an...	+2.27
jenkins pipeline - start a pipeline job with input parameter via url	+0.03
Different jenkins Build Folder for each day	0.00
How to recover from Jenkins server failure using slaves?	0.00
VHDL - How to efficiently convert integer to ascii or 8-bit slv	+0.56
Which one is more fast in searching "ordered arraylist" o...	+4.33
How do I read large amounts of data from an AXI4 bus	-3.79
C pointers with Structs and 2D Arrays	0.00
Build step 'Execute Windows batch command' marked build as...	0.00
How to create relative placement of Flip-flops in Microsemi/Actel L...	0.00
Manually started builds should not start subsequent builds in Jenkins	0.00
VHDL: Reversing every 8 bit in a std_logic_vector	-3.76
Writing to the chip with FT245 synchronous mode	0.00
FIFO error: can't find control signal - VHDL	+4.92
Arrays as buffer VHDL	0.00
How can a PCIe card dma data into CPU ram?	0.00
How to change slew constraint for a port from slow to fast?	+4.37
Drive input clock to output	-3.27
VHDL how to use a std_logic_vector as index for an array	0.00
Suggesting Implementation of an Algorithm on FPGA	0.00
to record audio and then to playback with AudioRecord, AudioTrack.t...	-3.87
How to assign bits from a changing STD_LOGIC output to a STD_LOGIC_...	-3.73
VHDL signal assignment delay and simulation confusion	-3.03
Is it possible to retreive the Switch mac address using LLDP and SN...	+4.24
Difference between global variables and variables declared in main...	-0.18
How to copy data from Master to multiple Slave in Jenkins	-1.85
How to correctly storage registers in an FPGA	-3.87
How do I manage applications installed on a Windows development mac...	-3.97
Output TestNG screenshot to Jenkins	-1.79
efficiently using large arrays in C	-1.98
Software benefits of FPGA	-2.63
synthesizable asynchronous fifo design towards an FPGA	-3.96
What type of computer system are electronics based on?	+0.01
ARM Cortex-M compiler differences	-0.46
Can I use Vivado block design clock frequencies in my VHDL?	0.00