StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

RaZ

Rating
1490.76 (4,403,508th)

Reputation
249 (434,594th)

Page: 1

Title	Δ
Shifter output is always 0 when using concatenation and case	+5.23
Verilog: Assigning a named generate loop's wire inside a for-loop	-3.88
using circular memory to make the 1 second sound delay in verilog	0.00
verilog non-net value assignment	0.00
code for clock generation in structural verilog	-0.16
How to generate random number of flops in system verilog?	-4.04
Simple (yet wrong) Verilog code	0.00
verilog 16x16 register file design	0.00
How to run this code in series using verilog	-0.17
Use tasks in always @* blocks	-1.94
Take the sum of 3 adc data for 3 sampling	-4.03
Setting Probes for SimVision in SystemVerilog Code	0.00
Verilog Reg Array	+4.05
Unexpected SVA assertion behavior for a periodic signal	-4.31