StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Notlikethat

Rating
1583.46 (2,724th) 		Reputation
15,833 (8,842nd)
Page: 1 2 3 4 ... 9
Title Δ
ARMv7-M assembly ITEE usage 0.00
Device tree for SoC with multiple, differing ARM cores 0.00
assembly on a raspberry pi - multiplying two large numbers is givin... +1.53
how to understand the function of "__swtich_ to" for cont... 0.00
how to disable CONFIG_STRICT_DEVMEM through make menuconfig or make... 0.00
dma_map_single internals on arm archtecture 0.00
QEmu-ARM-Ubuntu: CPU1: failed to boot: -38 0.00
How to store lower 32 bits in a SMLAWy instruction? 0.00
What ARM compiler version is needed for attribute(noinline) support? 0.00
cross compiling gstreamer fails: x86-64 -> ARMv6 32-bit +0.38
Bare metal ARM program with qemu 0.00
In ARM manuals, what's the difference between res0 and res1? 0.00
how to switch back to svc mode from hyp mode using ELR_Hyp in armv7 0.00
ARM IRQ handler doesn't work properly in GCC 0.00
Ioremapped address in kernel 0.00
Android kernel error: undefined reference to `radio_hci_smd_init' 0.00
How to find the offset value of @PAGE/@PAGEOFF -0.16
vgetq_lane_u64(x, 0) versus vget_low_u64(x) 0.00
concept and advantages of Transient and Non-Transient memory in ARM? 0.00
How to enable Aarch32 instruction set on ARMv8-a? 0.00
why is a vdiv instruction generated with neon flags? 0.00
Does AArch64 support unaligned access? 0.00
__pv_stub(x, t, "add", __PV_BITS_31_24)... why __PV_BITS_... 0.00
What is spsr_cxfs? 0.00
perf_event_open always returns -1 0.00
How to find the type of data abort in ARM v7? 0.00
Measuring clock cycle count on cortex m7 +1.44
How to perform a 8-way de-interleave in neon 0.00
ARM Linux Page tables layout +1.65
How to find instruction from 3rd party shared library that caused a... 0.00
Illegal opcode in iOS build 0.00
How can this assembly program print "Hello World"? 0.00
EXC_BAD_INSTRUCTION on code injection (armv7 asm) 0.00
ARM .ELF size Debug options 0.00
ARM Neon armv7 SIMD instruction with if comparison 0.00
Errors occur in kernel entry after enabling MMU of Raspberry Pi 2 0.00
arm; VFP; Floating-point Extension; Undefined Instructions; 0.00
arm neon compare operations generate negative one -0.27
Why are so many LDR and STR instructions generated with this simple... 0.00
Why am I getting "Error: bad instruction" in an enum in C? 0.00
What's the difference between CMP and CMN? 0.00
Reading ARM CPU registers from LKM -0.11
How to flush an address range in L1 and L2 Cache from Linux kernel... 0.00
Alignment requirements for uint8x16_t being loaded from byte array? -1.02
ARM setup cache and mmu from armasm to gnu arm assembler 0.00
Convert 24bit Two's Complement to float_32t +0.39
Flush a cache line from user mode on ARMv7(rpi2) 0.00
Inline C assembly clobbers its own variables +2.05
ARM GIC Interrupt starvation -0.34
C array alignment check at compile time -0.10