StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

George

Rating
1492.41 (4,358,496th) 		Reputation
1,002 (154,525th)
Page: 1
Title Δ
VHDL: Code to put a numeric value in a STD_LOGIC_VECTOR variable +0.09
VHDL: Errors in FlipFlop D code -0.95
FPGA timing question +2.40
When and why do you have to use DUT when testing a verilog module? 0.00
What's wrong with my VHDL testbench? 0.00
Equivalent of #ifdef in VHDL for simulation/synthesis separation? +1.98
Is it possible to program Microblaze without EDK, on any Xilinx FPGA? +0.13
Conditional Assignments in a 'With Select' block 0.00
What to use for VHDL/digital-logic simulation on Mac OS X +2.04
Losing link to the FPGA device -4.87
How do I Generate a List of Connections Between VHDL Blocks? 0.00
Unexpected TICK error +1.13
Problem with net instantiation -1.77
Error adding std_logic_vectors -3.79
How do I implement a synthesizable DPLL in Verilog? 0.00
Logical Operator problem VHDL +4.41
Can't make sense of error in System Verilog +4.10
State to std_logic -1.97
Simple State Machine Problem -3.77
DCM in Xilinx 10.1 -4.05
Professional VHDL IDE? 0.00
How do I get rid of sensitivity list warning when synthesizing Veri... -2.69