StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Guy

Rating
1500.66 (434,698th)

Reputation
127 (615,184th)

Page: 1

Title	Δ
Translate VHDL to Verilog : instanciate specific nets of a bus to a...	0.00
Xilinx Verilog `define macro to replace wire/reg name	0.00
Verilog code works very well in Simulation but not on FPGA	+4.01
In MIPS, when to use a signed-extend, when to use a zero-extend?	+0.38
Module Instantitions for simulation	0.00
Is it possible to increment integers/genvar inside a generate for l...	-4.00
Multiple independent pseudo random number generation in hardware (V...	0.00
Synthesis error on a CASE statement in Verilog	-3.55
How to simulate PCIe to debug my fpga endpoint	-0.01
Perform cross-difference in numpy	-3.32
Synopsys: Repeated compiles produce different results. How to autom...	+3.94
DRDY signal in Verilog	0.00
Area optimization for a custom library using Synopsys Design Vision	0.00
Why is 'Unexpected indent' occuring in this Python code?	-0.92
Verilog bit change location	+4.03
Verilog Code, Sequential Multiplier using add and shift	-0.00
is design compiler& encounter is for ASIC design and quartus&am...	0.00
How to implement a special selector	-0.19
second if loop is not working in verilog and latches are generated...	+0.28
What are common suffix and prefix code guidelines?	0.00