StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Oron Port

Rating
1503.81 (288,612th)

Reputation
144 (568,654th)

Page: 1

Title	Δ
testbench simulation error: Length of expected is 32; length of act...	0.00
Generate multiple binary files on ISE with different serial number	0.00
Ignore a higher kinded type parameter when extending a class	+4.08
VHDL - SNES Interface via controller port using FPGA	0.00
xilinx vertex5 ML505-V5LX110T	0.00
differential signal to single ended vhdl	-0.25
Scala "reflective toolbox failed due to unresolved free type&q...	0.00
Measure Power Consumption of Designed system on an Altera DE1 Board	-0.02
version control of vivado vhdl project	0.00
parity check in matlab and FPGA board	0.00
Verilog : Memory block Instantiation	0.00