StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

ssgr

Rating
1490.53 (4,407,390th)

Reputation
351 (362,985th)

Page: 1

Title	Δ
wire in always block/case statement - Verilog	-1.86
Is both have the same meaning?	-3.61
Ring Counters in verilog	0.00
Verilog hdl magnitude comparator error	0.00
Implementing ALU	0.00
genvar is missing for generate "loop" variable : verilog	0.00
How to get magnitude of signals in Verilog	0.00
Does $size(or $bits) on 1-D array in verilog compute on current val...	0.00
Verilog Simulation Error. Modelsim Altera 10.1b	0.00
clock implementation using forever in verilog	-4.00