StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

nick_g

Rating
1487.81 (4,446,597th)

Reputation
441 (302,141st)

Page: 1

Title	Δ
how does systemverilog argument passing value work?	-2.76
The word time in VHDL	-3.55
Verilog ERROR ** Error: (vlog-13069) (96): near "endmodule&quo...	+0.07
Converting an array of one type to another - system verilog	-2.96
SV Randomization giving unexpected values	-3.01
SVA syntax: using $past with vector/array select i.e. $past(a[a_sel...	0.00
Number of Clock Cycles between events in SV	+5.08
Why cant my verilog testbench display intermediate variables?	-2.06
Test bench example for testing a pipelined module	0.00
SystemVerilog Multi Dimensional enum arrays	0.00
what does `uvm_send signify	0.00
Systemverilog $change Assertion	0.00
packages declared inside system verilog interface	-3.00