StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

PlayDough

Rating
1513.41 (51,005th) 		Reputation
922 (165,604th)
Page: 1
Title Δ
stunnel4 Error. INTERNAL ERROR: Bad magic at ssl.c, line 117 0.00
Shift Left or Right on a variable of std_logic_vector 0.00
Multiply and add operators in vhdl +3.84
Libtool with library names that do not start with lib +3.92
VHDL - how does "reset" work and how to use? +3.97
How to fill a vector bit by bit -4.09
Different flipflops - different outputs for one reset input +4.13
vhdl choose first vector and reset all other 0.00
Why should an HDL simulation (from source code) have access to the... +4.62
A ppp Finite State Machine Implementation Using VHDL 0.00
I'm trying to make a 8bit 4-1 selector circuit using vhdl. can... -2.05
Generate regular pattern in std_logic_vector +4.03
VHDL Synthesizable Vector Compare -2.92
Using a variable in more than one funciton? +4.96
HLS Tool to Make Maths Simpler on FPGAs +4.13
VHDL - How to elegantly initialize an array of std_logic_vector? 0.00
VHDL Increment 10-bit Program Counter by 1 0.00
How to call a VHDL function written in a seperate file to a C program 0.00
How to Encrypt Files For Modelsim with Vivado 0.00
How can I write C for loop in VHDL-AMS? -3.62
how can I implement unbounded loops in FPGA? 0.00
Simulation error in vhdl 0.00
Time division (Period) Selection in vhdl +5.15
Indexing of original vector in a function in VHDL -3.38
Please help me with the syntax errors in the following vhdl code th... +0.39
VHDL: Cosine Lookup Table 0.00
Can we use two wait statements in a single process in VHDL? 0.00
VHDL component output returns zeros 0.00
VHDL: Equality of std_logic_vector in combinational logic +4.07
VHDL: Equality of std_logic_vector in combinational logic -1.93
Setting variable length std_logic_vectors in VHDL 0.00
How do I read large amounts of data from an AXI4 bus +2.02
Get attribute of a field from a VHDL record type -3.41
"expected type void" - VHDL function error -4.26
'sra' not working in VHDL -2.91
16-bit bitwise and in VHDL? +4.11
Does the CONSTANT declaration stores the values in Block-RAM or in... -3.61
How would I create a function to convert from an integer to std_log... -3.74
Passing opaque data to C++ callback from Python 0.00