StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

FabienM

Rating
1491.91 (4,379,890th)

Reputation
1,116 (141,064th)

Page: 1 2

Title	Δ
How to initialize the vector in chisel	0.00
Verilog HDL - Nested if statement inside an always posedge block	0.00
Taking log2Ceil of UInt	0.00
Setting the mstatus register for RISC-V	+4.19
How to express specified index range of a Vec?	+0.26
How to use Seq with Cat in Chisel?	-3.79
Vec of Bundle as a Module parameter	+4.67
Question about translation between "jump" and "jump...	0.00
RISC-V difference between jal and jalr	0.00
How to pass some Bundles as Module parameters?	0.00
How to use chisel module as package	0.00
Chisel : When-otherwise clause not working in function definition	+0.73
Is RawModule only for Top connections?	0.00
RisingEdge example doesn't work for module input signal in Chis...	-1.99
What does `addi a0, zero, 2` mean in pseudocode?	0.00
RISCV: how the branch intstructions are calculated?	-2.90
GHDL, Precompile Vendor Primitives and Cocotb	0.00
How to print value of a register using spike?	-1.76
RISCV on zynq ultrascale+ zcu102	+0.09
How to force usage of python 3 in cocotb?	0.00
How to implement a watchdog timer on a Cyclone II FPGA in quartus ii	0.00
Obtain the main memory layout, not specific to only a single riscv...	+4.13
How to tell verilator linter to not verify submodule?	0.00
yielding a coroutine in a list with cocotb	0.00
What is the minimum amount of RAM requirement for zephyr?	0.00
How to print the content of TestError raised in Cocotb	+0.09
What the difference between <= and = in cocotb?	0.00
How to add reset to the Queue chisel class	-3.95
passing arguments to verilator backend in chisel	0.00
Chisel Concatenation Error	0.00
Chisel code showing wrong output	0.00
Can't printf with PeekPokeTester in Chisel3	0.00
Formal verification with Chisel	0.00
Verilog using @ with conditional if	0.00
VHDL: Unable to assign System clock (Sys_Clk) to Signal	0.00
Verilog Falling Edge Detection	+3.61
Function clogb2() generated by vivado can't synthesize with loo...	-2.20
How to reduce log line size in Cocotb	0.00
avoid latches in frequecny divider using fsm - Verilog	0.00
Error reported while running Laucher by chisel	0.00
How to design PCIe on FPGA?	0.00
How to delete clock signal on chisel3 top module?	0.00
How can I generate FIRRTL from chisel code?	0.00
PCIe driver error for enabling device and allocating memory	0.00
Is event trigger synthesizable in verilog?	-1.54
redirect UART data to pcie port	0.00
linux mmap access to PCI memory region from user space application	+0.09
chisel asynch fifo / multiple clocks.	0.00
Chisel: Why do I get a warning when output of Mux is of type SInt?	0.00
fixed point support on Chisel hdl	0.00