StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Saar Drimer

Rating
1518.91 (34,187th)

Reputation
709 (205,676th)

Page: 1

Title	Δ
Waiting for a timer to terminate before continuing running the code	0.00
Choosing FPGA with enough inputs	+3.78
Xilinx ISE 9.2 and programming FPGA	+4.10
Implement VHDL/Verilog only using lookup tables in Xilinx ISE	+3.95
Critical Path from FPGA in Mentor	0.00
How do I check the exit status of a Makefile shell invocation?	-4.36
Explicitly define how LUTs and slices are used in Xilinx XST tool?	+1.97
Question regarding XST bitstream generation	-0.11
Verilog doesn't have something like main()?	+4.48
robustness of Xilinx ISE block ram inference	+1.15
Where to force xilinx ISE to use block-rams?	+3.95
Modelsim memory limit	0.00