StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

MadOverlord

Rating
1507.91 (94,271st)

Reputation
316 (395,481st)

Page: 1

Title	Δ
The logic of designing a HDL parts from the beginning : DM	0.00
chip Mux4way16 not run ontil the end on ‏HardwareSimulator (VHDL)	0.00
mod(x,y) works for unsigned integers, but not for signed integers i...	0.00
Subtracting 16-bit 2's compliment numbers in assembly language	0.00
Problem with an infinite loop in Memory Chip implementation (Nand2T...	0.00
Example of Clock and DFF for Nand2Tetris Hack .asm Assembly Code	+4.00
nand2tetris 16bit PC using 8bit registers	0.00
Initializing an array in Hack Assembly Code	0.00
NAND gate not working properly in this HDL?	0.00
HDL - PC.hdl but starting off with x2 8 bit registers	0.00
Mux(8-bits input and 4-bits output) in HDL	0.00
What is the point of '@R0', ..., '@R15', instead of...	0.00
D register is not updated, why is that?	0.00
(Nand2tetris CPU) (What/How much) happens in each clock cycle?	0.00
What should happen in this (nand2tetris) CPU implementation, if the...	0.00
"Expression Expected" error on line 1. How to fix it?	+3.95
Mult.asm Comparison Failure	0.00
Why does my code keep get a comparison failure at line 2, and how c...	-4.01
16-bit CPU design: Issues with implementing fetch-execute cycle	0.00
Java functions in Hack assembly Language	0.00
implementing components of a computer processor using .hdl and the...	0.00
Implementation of an AND chip in HDL	-0.14
Is the Nand2Tetris Hack computer's RAM a good model for how RAM...	0.00
How to preserve metric values over training sessions in Keras?	+4.11
hack assembly program to blacken the screen	0.00
DMux.hdl failure when in=1, sel=0	0.00
Logic Gates - Dmux (nand2tetris)	0.00
Nand2tetris ALU implementation without using Muxes	0.00
NAND2Tetris Hack	0.00
NAND2Tetris VM Translator	0.00
Passing false to an input in HDL	0.00
Can't find my mistake in the implementation of the counter	0.00