StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Arun Valiaparambil

Rating
1495.61 (4,248,847th) 		Reputation
455 (294,683rd)
Page: 1
Title Δ
Cortex-A9 SMP GICC_RPR always be 0, interrupt not triggered 0.00
multicore and coprocessor means same? 0.00
What, if any, are the alignment requirements for the atomic intrins... -2.30
Access Banked Registers in AArch32 0.00
How kvm guest access Virtual timer in ARM 0.00
Does ARMv8 AArch32 mode has backward compatible with armv4 , armv5... 0.00
ARM Cortex A7 returning PMCCNTR = 0 in kernel mode, and Illegal ins... +4.02
ARM start address 0.00
what is a simple way to implement ARM SMC 0.00
Saving ARM NEON registers while context switching in Android -3.24
Booting ARM Cortex-A secondary cores with Linux 0.00
Hardware breakpoints on ARM 0.00
How to set privilaged mode in ARM Cortex-A8? 0.00
Why Device Tree Structure (DTS) file is needed both in bootloader a... -4.01
Need Help in understanding bootloader sequence 0.00
Prevent and catch access to secure memory from normal code +4.16
How to divide the L2 cache between the cores on a ARM Cortex-A7? -4.00
How to divide the L2 cache between the cores on a ARM Cortex-A7? +4.00
How does Thumb Mode work in a more energy-efficient way than ARM? 0.00
cpu_idle_loop vs halt/wfe/sevl instructions +0.92
RTOS within an RTOS +0.05
Interrupt Service Routine doesn't jump back to Interrupt Handle... -3.99