StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

lasplund

Rating
1506.45 (116,432nd)

Reputation
773 (191,705th)

Page: 1

Title	Δ
Is it possible to have VUNIT run a test suite based on top level ge...	0.00
Port has OPEN or no actual associated with it	0.00
pass constant to entity to entity in vhdl	0.00
values are partially propagated to intermediate signal	0.00
how to use VUnit on a system level	0.00
VHDL Conditionals won't set values	0.00
VHDL: how to represent signed/unsigned as integer string when >3...	-4.05
vhdl modelsim return "1" or "0" status to comma...	-2.78
Is there a workaround for the data_width limitation (32 bit) in vun...	0.00
How to emulating C++ classes in VHDL-2008 or above	+2.13
How to use "std_logic" after package/package body declara...	-4.09
Conditional use of libraries when simulating VHDL design with Model...	0.00
VUnit test sequential components	+3.60
in VHDL, how to check if file exists before opening it?	+3.87
What's the VHDL equivalent of __FILE__?	0.00
VHDL: best way to pass testcase name string into simulator from run...	+3.96
Can I control the execution order of VUnit testbenches?	0.00
hierarchical compile order with modelsim on command line	0.00
Best approach to run different modes of clock in testbench	0.00
Adding two bit_vector in VHDL return error "(vcom-1581) No fea...	+4.49
How can I run multiple modelsim instances in parallel without race...	+3.91
Output value conflict of signals in VHDL	-3.46
Testing workflow for small (i.e. one person) design in SystemVerilog	+0.03
How to combine multiple VUnit run.py files into a single VUnit run?	0.00
How to convert integer to string with leading zeros in vhdl?	+0.20
How to stop a simulation by timeout?	-3.67
Illegal sequential statement error	+0.22
convert to std_logic_vector and slice more efficiently	0.00
How to set VHDL vector size based on the log of a constant	+4.30
BCD to bargraph decoder vhdl design code	+0.30
Recursive 'type' declaration in VHDL	+0.32
IC design/verification with Python	-4.32
How to break simulation on VHDL severity ERROR or WARNING in Rivier...	0.00
VHDL if statement - Syntax error near text	0.00
VHDL: Mealy machine and button press detection	+0.05
VHDL Traffic Light	0.00
Case statement with "WHEN OTHERS" in code coverage analysis	0.00
What's the difference in process handling	-4.06
In VHDL is there a way using std_texio to read elements of a .csv f...	0.00
How to make the library work work?	+2.64
VHDL create a vector of alternating zeros and ones	-1.16
Array with dynamic length for simulation	0.00
How to display the amount of errors that occured in a self-verifyin...	+4.02