StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Josh

Rating
1554.19 (6,823rd)

Reputation
3,016 (56,071st)

Page: 1 2

Title	Δ
Is it necessary to register both inputs and outputs of every hardwa...	+3.80
importing excel into matlab	-0.27
about Synplify VHDL (code imported from Xilinx ISE)	0.00
How to make a simple 4 bit parity checker in VHDL	+3.65
VHDL convert string to integer (best way)	0.00
how can one compile .vhd under ghdl?	0.00
build a standalone application from Matlab code	+0.39
Is initialization necessary?	-3.83
Problem in VHDL std_logic_vector place values	-0.48
Is there a reason to initialize (not reset) signals in VHDL and Ver...	0.00
VHDL: Is it possible to define a generic type with records?	-0.32
ghdl elaborate an entity in a package	+4.23
Creating a frequency divider in VHDL	+4.00
How to reduce number of logic elements	+3.86
Generate State Machine graph from VHDL code?	+3.91
Serial communications with Digilent Atlys board	0.00
How to convert 24MHz and 12MHz clock to 8MHz clock using VHDL?	+4.09
What thread is Process.OutputDataReceived raised and handled on?	0.00
Purpose to providing more than one architecture?	-2.05
Code explanation - Matlab	0.00
Passing Variables to procedure in VHDL	+2.05
robustness of Xilinx ISE block ram inference	+4.02