StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

unixsmurf

Rating
1502.39 (348,624th) 		Reputation
4,104 (40,810th)
Page: 1 2 3
Title Δ
Create a File using ARM Assembly 0.00
Is there performance advantage to ARM64 0.00
What sort of things are UEFI "applications" actually used... -2.50
Trust Zone on Raspberry Pi unexpected behaviour? 0.00
ARM trustzone usage 0.00
GRUB2 Makefile (Makefile.core.def) 0.00
Can GRUB load an ELF file without a multiboot header? 0.00
Connecting a Kernel with GRUB or some other assembly bootloader 0.00
Can a Linux kernel run as an ARM TrustZone secure OS? +3.95
UEFI Add Boot Option programmatically -4.20
Grub bootloader with shared library support 0.00
arm timer interrupt (arm_arch_timer) 0.00
ARM: Is LDRX/STRX needed if interrupts are disabled? -0.52
Access SATA drive via AHCI directly in efi shell? 0.00
Source code that read grub.conf while booting kernel 0.00
allocate memory whose physical address >4GB in efi application? 0.00
Advice regarding installing ARM toolchain on Ubuntu VM (64bit) -4.57
How to install JDK and Intellij IDEA on ARM/Samsung series 3 0.00
TrustZone monitor mode and IFAR, IFSR, DFAR, DFSR 0.00
UEFI file systems GUIDs and firmware 0.00
Difference between .equ and .word in ARM Assembly? -0.57
armv8 - AArch64 vs AArch32 Stack Pointer Register? 0.00
how to use aarch64-linux-gnu-objdump to disassemble V7 mode instruc... 0.00
ARM64: LDXR/STXR vs LDAXR/STLXR -2.28
ARM: Safe physical memory position (to reserve) for my ARM hypervis... +0.04
OpenMPI on Raspberry Pi with Checkpoint/Restart support 0.00
Segmentation fault in Java 3D on Raspberry Pi +3.81
Which development borad is good for learning ARM assembly -3.77
state of TTBR0/1 wrt to multiple guests in case of virtualization i... 0.00
Stage 2 MemAttr Long Descriptor ARM PTE query 0.00
Is it possible the to lock the ISR instructions to L1 cache? +3.75
ARM bare-metal with MMU: write to non-cachable,non-bufferable mappe... 0.00
Dabt Exception in all cases? -0.25
In RVCT Compile Environment, how to wrap a function 0.00
[ARM CortexA]Difference between Strongly-ordered and Device Memory... 0.00
selected processor does not support Thumb mode `swp r3,sl,[fp]' +4.24
arm-none-eabi-gcc: -march option v/s -mcpu option 0.00
Android Virtual Device armeabi-v7a but nothing for armv7? 0.00
ARM THUMB mode issue on Cortex A15 0.00
Segmentation fault on accessing raspberry pi's gpio address 0.00
ARM Program Status Register -0.41
Parsing dSYM (Mach-O) File. Issue with Endianness 0.00
make sure one cpu has written a "double" before another c... +4.06
Arm Exception handling mechanics 0.00
Programmatically find the number of cache levels 0.00
Programmatically cause Undefined Instruction exception +4.10
Atomic operations in ARM strex and ldrex - can they work on I/O reg... +1.86
Script/Tool predicate for ARM ELF compiled for Thumb OR Arm -0.08
Real-life use cases of barriers (DSB, DMB, ISB) in ARM +4.12
ATLAS on ARM configuration failure 0.00