StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

suoto

Rating
1473.56 (4,514,009th)

Reputation
181 (492,720th)

Page: 1

Title	Δ
VHDL integers counting all over the place when incremented or decre...	0.00
VUnit test sequential components	-3.60
VHDL: ceiling and floor of division by two integer constants	-3.91
Modelsim Error: No objects found matching '/test/*'	-3.83
How to access VHDL signal attributes in ModelSim via TCL?	-3.87
modelsim script on start up	+0.13
Modelsim export wave (bitmap) batch mode	0.00
Modelsim out of range error	0.00
Dynamically select which subclass to inherit methods from?	-0.89
How to build for loops in VHDL with higher increment rates?	-1.88
Signal high for a specific time	-4.24
Multiple VHDL component instantiation	+4.34
Signal temp2 cannot be synthesized, bad synchronous description	-3.16
Synchronous vs Asynchronous Resets in FPGA system	-3.61
std_logic to integer conversion	-1.90
Can not recieve UDP packet from FPGA	0.00