StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

pianoman

Rating
1507.17 (108,180th)

Reputation
81 (812,231st)

Page: 1

Title	Δ
Verilog Iteration error	0.00
Exporting part of a circuit from a circuit defined as structural ne...	0.00
Value in register keeps resetting to 0 every clock cycle	+4.73
like #if in c, is there `if in verilog	+4.74
Verilog count odd and even numbers in ram	-3.96
Does the following style of coding makes any difference while synth...	+5.50
I2S Transmitter Verilog Implementation not working	-3.84