StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Isuru H

Rating
1489.00 (4,430,480th)

Reputation
978 (157,643rd)

Page: 1 2

Title	Δ
Finding minimum page size to allow TLB access to overlap with tag f...	0.00
How does L1, L2 and L3 cache work with multiple concurrently runnin...	+0.89
What control lines are asserted/set to 1 when a load double word in...	0.00
2-way set associative cache hit/miss ratio calculations	0.00
Write back cache formula with write allocate policy	0.00
MIPS 2-Way Cache	0.00
Addressing a word inside memory frames	0.00
Virtually indexed virtually tagged cache	0.00
What is the impact of locality principles on the pipelining techniq...	0.00
How do I measure CPU cache and prefetch misses in JavaScript engines?	-3.61
Working out the maximum range of memory locations	+0.18
MIPS - Forwarding in static multiple-issue	0.00
Calculating memory stalls while adding second level cache	0.00
The number of cache hits and cache misses in terms of L1, L2 and L3...	0.00
How can a four way set associative cache mapping be made to approxi...	0.00
False Sharing and cache alignment on multiprocessor system	0.00
Difference between instruction reference and data refernce	0.00
When accessing memory, will the page table accessed/dirty bit be se...	+0.25
Direct Mapped Cache, Filling out Contents of Main Memory	0.00
All occurrences of temporal and spatial locality of reference in a...	0.00
MIPS - Why are five bubbles inserted into this pipeline?	0.00
Write back vs Write through bandwidth	+5.07
How is byte addressing implemented in modern computers?	+3.63
2 bit branch predictor with two for loops	-3.44
In what case would a uniprocessor system invalidate it's cache?	+4.37
why atomic operation is faster using separate threads?	0.00
Is Instruction Set Architecture a programming language?	0.00
Page table entry size - why a power of 2?	-3.91
Cache for heap memory access	-0.15
Performance measuring of parallel programing in multicore processors	0.00
what are the advantages of implementing register in microcontroller...	-0.14
What do the terms 'Instruction Stream' and 'Data Stream...	0.00
Is accessing the same array address repeatedly both spatial and tem...	0.00
Is data loaded into the cache aligned to the cache line size?	0.00
Where is the L1d CPU cache tag stored?	0.00
what is transactional memory in comparison to actor model and locks	0.00
In Programmed I/O transfer How Does the cpu know when to do I/O ope...	0.00
Separated tag array versus combined with data array	0.00
CPU Pipeline: How to find average instruction execution time	-3.59
Is there difference between Cache index address calculation vs Divi...	+1.08
Performance of CPU	-1.52
Difference between Memory Mapped I/O and Programmed I/O	-3.41
Can we relate Latency and Throughput with parallelism	-4.11
Why is the register length static in any CPU	+1.06
Memory access frequency in write through cache (write allocate/ No...	0.00
Why is there no less than, greater than or equal operator in comput...	+0.04
How do I map a memory address to a block when there is an offset in...	0.00
Reorder Buffer commit	+0.51
why an explicit single-cycle datapath is not needed?	0.00
Write-through scheme in caches	0.00